## CS222: Computer Architecture

Instructors:
Dr Ahmed Shalaby http://bu.edu.eg/staff/ahmedshalaby14\#
الطالب - المعيد - الادب - الاخكور

## Chapter 2 :: Topics

- Introduction
- Boolean Equations
- Boolean Algebra
- From Logic to Gates
- Multilevel Combinational Logic
- X's and Z's, Oh My
- Karnaugh Maps
- Combinational Building Blocks
- Timing

| Application Software | $>$ 'hello <br> world!" |
| :---: | :---: |
| Operating Systems |  |
| Architecture |  |
| Microarchitecture | $\square \stackrel{\leftrightarrow}{\longleftrightarrow}$ |
| Logic | $\frac{9 \quad 9}{-\frac{1}{0}}$ |
| Digital Circuits | $0$ |
| Analog Circuits | $\frac{0-1+0}{+-1}$ |
| Devices |  |
| Physics | $\infty$ |

## Introduction

A logic circuit is composed of:

- Inputs
- Outputs
- Functional specification
- Timing specification



## Circuits

- Nodes
- Inputs: $A, B, C$
- Outputs: $Y$, Z
- Internal: n1
- Circuit elements
- E1, E2, E3
- Each a circuit


## Types of Logic Circuits

- Combinational Logic
- Memoryless
- Outputs determined by current values of inputs
- Sequential Logic
- Has memory
- Outputs determined by previous and current values of inputs



## Rules of Combinational Composition

- Every element is combinational
- Every node is either an input or connects to exactly one output
- The circuit contains no cyclic paths
- Example:


## Boolean Equations

- Functional specification of outputs in terms of inputs
- Example: $S=F\left(A, B, C_{\text {in }}\right)$

$$
C_{\text {out }}=F\left(A, B, C_{\text {in }}\right)
$$



$$
\begin{aligned}
& S=A \oplus B \oplus C_{\text {in }} \\
& C_{\text {out }}=A B+A C_{\text {in }}+B C_{\text {in }}
\end{aligned}
$$

## Some Definitions

- Complement: variable with a bar over it $\bar{A}, \bar{B}, \bar{C}$
- Literal: variable or its complement $A, \bar{A}, B, \bar{B}, C, \bar{C}$
- Implicant: product of literals $A B \bar{C}, \bar{A} C, B C$
- Minterm: product that includes all input variables $A B \bar{C}, A \bar{B} \bar{C}, A B C$
- Maxterm: sum that includes all input variables $(A+\bar{B}+C),(\bar{A}+B+\bar{C}),(\bar{A}+\bar{B}+C)$


## Sum-of-Products (SOP) Form

- All equations can be written in SOP form
- Each row has a minterm
- A minterm is a product (AND) of literals
- Each minterm is TRUE for that row (and only that row)
- Form function by ORing minterms where the output is TRUE
- Thus, a sum (OR) of products (AND terms)

| A | B | $\boldsymbol{Y}$ | minterm | minterm name |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\overline{\mathrm{A}} \overline{\mathrm{B}}$ | $m_{0}$ |
| 0 | 1 | 1 | $\bar{A} B$ | $m_{1}$ |
| 1 | 0 | 0 | A $\bar{B}$ | $m_{2}$ |
| 1 | 1 | 1 | A B | $m_{3}$ |
| $\boldsymbol{Y}=\mathbf{F}(\mathbf{A}, \boldsymbol{B})=\overline{\mathbf{A}} \mathbf{B}+\mathbf{A B}=\boldsymbol{\Sigma}(\mathbf{1}, \mathbf{3})$ |  |  |  |  |

## Product-of-Sums (POS) Form

- All Boolean equations can be written in POS form
- Each row has a maxterm
- A maxterm is a sum (OR) of literals
- Each maxterm is FALSE for that row (and only that row)
- Form function by ANDing the maxterms for which the output is FALSE
- Thus, a product (AND) of sums (OR terms)



## Boolean Equations Example

- You are going to the cafeteria for lunch
- You won't eat lunch (E)
- If it's not open ( $\overline{\mathrm{O}}$ ) or
- If they only serve chicken (C)
- Write a truth table for determining if you will eat lunch (E).



## SOP \& POS Form

- SOP - sum-of-products

| $O$ | $C$ | $E$ | minterm |  |
| :---: | :---: | :---: | :---: | ---: |
| 0 | 0 | 0 | $\overline{\mathrm{O}} \overline{\mathrm{C}}$ |  |
| 0 | 1 | 0 | $\overline{\mathrm{O}} \mathrm{C}$ | $E=O \bar{C}$ |
| 1 | 0 | 1 | $\mathrm{O}_{\mathrm{C}}$ | $=\Sigma(2)$ |
| 1 | 1 | 0 | O $\overline{\mathrm{C}}$ |  |

- POS - product-of-sums

| $O$ | $C$ | $E$ | maxterm |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $0+\bar{C}$ |
| 0 | 1 | 0 | $0+\bar{C}$ |
| 1 | 0 | 1 | $\overline{0}+\bar{C}$ |
| 1 | 1 | 0 | $\bar{O}+\bar{C}$ |

$$
\begin{aligned}
E & =(O+C)(O+\bar{C})(\bar{O}+\bar{C}) \\
& =\Pi(0,1,3)
\end{aligned}
$$

## Boolean Algebra

- Axioms and theorems to simplify Boolean equations
- Like regular algebra, but simpler: variables have only two values (1 or 0)
- Duality in axioms and theorems:
- ANDs and ORs, O's and 1's interchanged


## T1: Identity Theorem

- $\mathrm{B} \cdot 1=\mathrm{B}$
- $\mathrm{B}+0=\mathrm{B}$

© Digital Design and Computer Architecture, 2 ${ }^{\text {nd }}$ Edition, 2012


## T2: Null Element Theorem

- $\mathrm{B} \cdot 0=0$
- $\mathrm{B}+1=1$

© Digital Design and Computer Architecture, 2 ${ }^{\text {nd }}$ Edition, 2012


## T3: Idempotency Theorem

- $\mathrm{B} \cdot \mathrm{B}=\mathrm{B}$
- $B+B=B$



## T4: Identity Theorem

- $\bar{B}=B$



## T5: Complement Theorem

- $\mathrm{B} \cdot \mathrm{B}=0$
- $\mathrm{B}+\mathrm{B}=1$



## Boolean Theorems Summary

| Theorem |  |  |  | Dual |
| :--- | :--- | :--- | :--- | :--- |
| T1 | $B \bullet 1=B$ | T1 ${ }^{\prime}$ | $B+0=B$ | Identity |
| T2 | $B \bullet 0=0$ | $\mathrm{~T}^{\prime}{ }^{\prime}$ | $B+1=1$ | Null Element |
| T3 | $B \bullet B=B$ | $\mathrm{~T}^{\prime}$ | $B+B=B$ | Idempotency |
| T4 |  | $\overline{\bar{B}}=B$ |  | Involution |
| T5 | $B \bullet \bar{B}=0$ | T5 ${ }^{\prime}$ | $B+\bar{B}=1$ | Complements |

## Boolean Theorems of Several Vars

| Theorem |  | Dual |  | Name |
| :---: | :---: | :---: | :---: | :---: |
| T6 | $B \cdot \mathrm{C}=\mathrm{C} \cdot \mathrm{B}$ | T6 ${ }^{\prime}$ | $B+C=C+B$ | Commutativity |
| T7 | $(B \cdot C) \bullet D=B \bullet(C \bullet D)$ | T7 ${ }^{\prime}$ | $(B+C)+D=B+(C+D)$ | Associativity |
| T8 | $(B \bullet C)+(B \bullet D)=B \bullet(C+D)$ | T8 ${ }^{\prime}$ | $(B+C) \bullet(B+D)=B+(C \bullet D)$ | Distributivity |
| T9 | $B \cdot(B+C)=B$ | T9 ${ }^{\prime}$ | $B+(B \cdot C)=B$ | Covering |
| T10 | $(B \bullet C)+(B \bullet C)=B$ | T10' | $(B+C) \cdot(B+\bar{C})=B$ | Combining |
| T11 | $\begin{aligned} & (B \bullet C)+(\bar{B} \bullet D)+(C \bullet D) \\ & =B \bullet C+B \bullet D \end{aligned}$ | T11 ${ }^{\prime}$ | $\begin{aligned} & (B+C) \cdot(B+D) \cdot(C+D) \\ & =(B+C) \cdot(B+D) \end{aligned}$ | Consensus |
| T12 | $\begin{aligned} & B_{0} \bullet B_{1} \cdot B_{2} \cdots \\ & =\left(B_{0}+B_{1}+B_{2} \ldots\right) \end{aligned}$ | T12 ${ }^{\prime}$ | $\begin{aligned} & B_{0}+B_{1}+B_{2} \cdots \\ & =\left(\overline{B_{0}} \cdot \overline{B_{1}} \cdot \overline{B_{2}}\right) \\ & \hline \end{aligned}$ | De Morgan's <br> Theorem |

Note: T8’ differs from traditional algebra: OR (+) distributes over AND (•)

## Simplifying Boolean Equations

Example 1:

$$
\begin{aligned}
Y= & A B+\bar{A} B & & \\
& =B(A+\bar{A}) & & \mathrm{T} 8 \\
& =B(1) & & \mathrm{T} 5^{\prime} \\
& =B & & \mathrm{~T} 1
\end{aligned}
$$

## Simplifying Boolean Equations

## Example 2:

$$
\begin{aligned}
Y= & A(A B+A B C) \\
& =A(A B(1+C)) \\
& =A(A B(1)) \\
& =A(A B) \\
& =(A A) B \\
& =A B
\end{aligned}
$$

## DeMorgan's Theorem

- $Y=\overline{A B}=\bar{A}+\bar{B}$

- $Y=\overline{A+B}=\bar{A} \cdot \bar{B}$



## Bubble Pushing

## - Backward:

- Body changes
- Adds bubbles to inputs

- Forward:
- Body changes
- Adds bubble to output



## Bubble Pushing

- What is the Boolean expression for this circuit?



## Bubble Pushing Rules

- Begin at output, then work toward inputs
- Push bubbles on final output back
- Draw gates in a form so bubbles cancel



## Bubble Pushing Example


bubble on

no bubble on


## From Logic to Gates

- Two-level logic: ANDs followed by ORs
- Example: $Y=\bar{A} \bar{B} \bar{C}+A \bar{B} \bar{C}+A \bar{B} C$



## Circuit Schematics Rules

- Inputs on the left (or top)
- Outputs on right (or bottom)
- Gates flow from left to right
- Straight wires are best


## Circuit Schematic Rules (cont.)

- Wires always connect at a T junction
- A dot where wires cross indicates a connection between the wires
- Wires crossing without a dot make no connection

|  |  | wires crossing |
| :---: | :---: | :---: |
| wires connect | wires connect | without a dot do |
| at a T junction | at a dot | not connect |

## Multiple-Output Circuits

- Example: Priority Circuit

Output asserted corresponding to most significant
TRUE input


| $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $Y_{3}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  |  |  |  |
| 0 | 0 | 0 | 1 |  |  |  |  |
| 0 | 0 | 1 | 0 |  |  |  |  |
| 0 | 0 | 1 | 1 |  |  |  |  |
| 0 | 1 | 0 | 0 |  |  |  |  |
| 0 | 1 | 0 | 1 |  |  |  |  |
| 0 | 1 | 1 | 0 |  |  |  |  |
| 0 | 1 | 1 | 1 |  |  |  |  |
| 1 | 0 | 0 | 0 |  |  |  |  |
| 1 | 0 | 0 | 1 |  |  |  |  |
| 1 | 0 | 1 | 0 |  |  |  |  |
| 1 | 0 | 1 | 1 |  |  |  |  |
| 1 | 1 | 0 | 0 |  |  |  |  |
| 1 | 1 | 0 | 1 |  |  |  |  |
| 1 | 1 | 1 | 0 |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  |  |

## Multiple-Output Circuits

- Example: Priority Circuit

Output asserted corresponding to
most significant
TRUE input


|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $Y_{3}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

## Priority Circuit Hardware

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $Y_{3}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |



## Don't Cares

| $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $Y_{3}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $Y_{3}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | X | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | + | X | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | X | X | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | X | X | X | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |

## Contention: X: Simulation:

- Contention: circuit tries to drive output to 1 and 0
- Actual value somewhere in between
- Could be 0,1 , or in forbidden zone
- Might change with voltage, temperature, time, noise
- Often causes excessive power dissipation

$$
\begin{aligned}
& A=1-D_{0}^{0} \\
& B=0-D_{0}
\end{aligned}-Y=\mathrm{X}
$$

- Warnings:
- Contention usually indicates a bug.
- X is used for "don't care" and contention - look at the context to tell them apart


## Floating: Z

- Floating, high impedance, open, high Z
- Floating output might be 0,1 , or somewhere in between
- A voltmeter won't indicate whether a node is floating Tristate Buffer


| $E$ | $A$ | $Y$ |
| :---: | :---: | :---: |
| 0 | 0 | Z |
| 0 | 1 | Z |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## Tristate Busses

- Floating nodes are used in tristate busses
- Many different drivers
- Exactly one is active at once



## Karnaugh Maps (K-Maps)

- Boolean expressions can be minimized by combining terms
- K-maps minimize equations graphically
- $P A+P \bar{A}=P$

| $A$ | $B$ | $C$ | $Y$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |


| $Y$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $C$ | 00 |  |  |  |
|  |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |


| $A B$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| 0 | $\bar{A} \bar{B} \bar{C}$ | $\bar{A} B \bar{C}$ | $A B \bar{C}$ | $A \bar{B} \bar{C}$ |
| 1 | $\bar{A} \bar{B} C$ | $\bar{A} B C$ | $A B C$ | $A \bar{B} C$ |

## K-Map

- Circle 1's in adjacent squares
- In Boolean expression, include only literals whose true and complement form are not in the circle

| $A$ | $B$ | $C$ | $Y$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |



$$
\boldsymbol{Y}=\bar{A} \bar{B}
$$

## 3-Input K-Map



| Truth Table |  |  |  |
| :---: | :---: | :---: | :---: |
| $\boldsymbol{A}$ | $\boldsymbol{B}$ | $\boldsymbol{C}$ | $\boldsymbol{Y}$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |


| K-Map |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $Y_{A B}$ |  |  |  |  |
|  | 00 | 01 | 11 | 10 |
| 0 |  |  |  |  |
| 1 |  |  |  |  |

## 3-Input K-Map

| $Y^{Y} \underset{A B}{ }$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| $C^{A B} 00$ |  | 01 | 11 | 10 |
| 0 | ABC | $A B C$ | $A B C$ | $A B C$ |
| 1 | $\bar{A} \bar{B} C$ | $\bar{A} B C$ | $A B C$ | $A \bar{B} C$ |



## K-Map Definitions

- Complement: variable with a bar over it $\bar{A}, \bar{B}, \bar{C}$
- Literal: variable or its complement $\bar{A}, A, \bar{B}, B, C, \bar{C}$
- Implicant: product of literals $A \bar{B} C, \bar{A} C, B C$
- Prime implicant: implicant corresponding to the largest circle in a K-map


## K-Map Rules

- Every 1 must be circled at least once
- Each circle must span a power of 2 (i.e. 1, 2, 4) squares in each direction
- Each circle must be as large as possible
- A circle may wrap around the edges
- A "don't care" $(X)$ is circled only if it helps minimize the equation


## 4-Input K-Map



## 4-Input K-Map

| $A$ | $B$ | $C$ | $D$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |


| $Y$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $C D^{A B} 00$ |  | 01 | 11 | 10 |
| 00 | 1 | 0 | 0 | 1 |
| 01 | 0 | 1 | 0 | 1 |
| 11 | 1 | 1 | 0 | 0 |
| 10 | 1 | 1 | 0 | 1 |

## 4-Input K-Map

| $A$ | $B$ | $C$ | $D$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |



## K-Maps with Don’t Cares

| $A$ | $B$ | $C$ | $D$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | $X$ |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | $X$ |
| 1 | 0 | 1 | 1 | $X$ |
| 1 | 1 | 0 | 0 | $X$ |
| 1 | 1 | 0 | 1 | $X$ |
| 1 | 1 | 1 | 0 | $X$ |
| 1 | 1 | 1 | 1 | $X$ |


| $Y$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| 00 |  |  |  |  |
| 01 |  |  |  |  |
| 11 |  |  |  |  |
| 10 |  |  |  |  |

## K-Maps with Don’t Cares

| $A$ | $B$ | $C$ | $D$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | $X$ |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | $X$ |
| 1 | 0 | 1 | 1 | $X$ |
| 1 | 1 | 0 | 0 | $X$ |
| 1 | 1 | 0 | 1 | $X$ |
| 1 | 1 | 1 | 0 | $X$ |
| 1 | 1 | 1 | 1 | $X$ |



## K-Maps with Don’t Cares

| $A$ | $B$ | $C$ | $D$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | $X$ |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | $X$ |
| 1 | 0 | 1 | 1 | $X$ |
| 1 | 1 | 0 | 0 | $X$ |
| 1 | 1 | 0 | 1 | $X$ |
| 1 | 1 | 1 | 0 | $X$ |
| 1 | 1 | 1 | 1 | $X$ |



$$
Y=A+\bar{B} \bar{D}+C
$$

## Combinational Building Blocks

- Multiplexers
- Decoders


## Multiplexer (Mux)

- Selects between one of $N$ inputs to connect to output
- $\log _{2} \mathrm{~N}$-bit select input - control input
- Example:

2:1 Mux


| $S$ | $D_{1}$ | $D_{0}$ | $Y$ |  | $S$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | 0 | $D_{0}$ |
| 0 | 0 | 1 | 1 |  | 1 | $D_{1}$ |
| 0 | 1 | 0 | 0 |  |  |  |
| 0 | 1 | 1 | 1 |  |  |  |
| 1 | 0 | 0 | 0 |  |  |  |
| 1 | 0 | 1 | 0 |  |  |  |
| 1 | 1 | 0 | 1 |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  |

## Multiplexer Implementations

## - Logic gates

- Sum-of-products form


$$
Y=D_{0} \bar{S}+D_{1} S
$$



## Logic using Multiplexers

## - Using the mux as a lookup table

| A | B | $Y$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |
| $Y=A B$ |  |  |
| $A B$ |  |  |
|  |  |  |
| $-10-Y$ |  |  |
| T | 11 |  |

## Logic using Multiplexers

- Reducing the size of the mux

$Y=A B$



## Decoders

- $N$ inputs, $2^{N}$ outputs
- One-hot outputs: only one output HIGH at once


| $A_{1}$ | $A_{0}$ | $Y_{3}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |

## Decoder Implementation



$$
\begin{array}{cc|cccc}
A_{1} & A_{0} & Y_{3} & Y_{2} & Y_{1} & Y_{0} \\
\hline 0 & 0 & 0 & 0 & 0 & 1 \\
0 & 1 & 0 & 0 & 1 & 0 \\
1 & 0 & 0 & 1 & 0 & 0 \\
1 & 1 & 1 & 0 & 0 & 0
\end{array}
$$



## Logic Using Decoders

## - OR minterms

## 

## Assignment: Seven Segment Decoder

## Timing

- Delay between input change and output changing
- How to build fast circuits?


Time


## Propagation \& Contamination Delay

- Propagation delay: $t_{p d}=$ max delay from input to output
- Contamination delay: $t_{c d}=$ min delay from input to output


Time

## Propagation \& Contamination Delay

- Delay is caused by
- Capacitance and resistance in a circuit
- Speed of light limitation
- Reasons why $t_{p d}$ and $t_{c d}$ may be different:
- Different rising and falling delays
- Multiple inputs and outputs, some of which are faster than others
- Circuits slow down when hot and speed up when cold


## Critical (Long) \& Short Paths

## Critical Path



Critical (Long) Path: $t_{p d}=2 t_{p d_{-} \mathrm{AND}}+t_{p d_{-} \mathrm{OR}}$ Short Path: $t_{c d}=t_{c d_{-} \text {AND }}$

